We review near-infrared detectors in germanium grown on silicon. We discuss pn and pin photodiodes based on Ge deposited on Si by a number of techniques, including thermal evaporation; the optical and electronic characterization of Ge-on-Si heterostructures using various approaches to minimize the density of defects; and compatibility issues with standard fabrication processes for Si electronics. We describe in greater detail the most promising devices realized by us and operating either at normal incidence or in guided-wave geometries, with applications to high-speed optical receivers, as well as image sensors.
Introduction
Wavelengths in the near infrared (NIR) are relevant in several applications, first among them optical communications with transmission windows at 0.85 (first), 1.3 (second) and 1.55 m (third) as dictated by source availability and attenuation minima in glass fibers. Recently, wavelength division multiplexing for high-capacity links extended second and third windows to the whole interval between 1.3 and 1.6 m. Although optical fiber communications remains the main driving force for research in NIR detectors toward high-performance optical receivers, other areas such as NIR metrology, imaging and spectroscopy have also become active fields of investigation for applications to remote sensing of the environment, monitoring of industrial processes and pollution, automotive security, biology and medicine.
Nowadays, in the area of fiber networks where the market is largely dominated by hybrid III-V semiconductor photodiodes, system performance and complexity require the development of suitable technologies for NIR optoelectronics integrated circuits able to combine optics and electronics functions in order to improve compactness, reliability, parasitic minimization and scalability while reducing the overall cost. [1] Silicon-based NIR detectors have reached a good degree of maturity, [2] - [4] particularly in Ge-on-Si structures owing to Ge absorption above 1.1 m and its substantial compatibility with the widely diffused (and still unsurpassed) silicon technology.
In spite of the fact that a 4% lattice mismatch between Ge and Si crystals introduces a relatively large number of dislocations, [5] the epitaxial growth of pure germanium on silicon has been successfully achieved in conjunction with treatments for reducing the defect density. In the last 20 years, Ge-on-Si threading dislocation density (TDD) has been lowered from 10 8 À10 9 cm À2 of the first direct growths [6] down to the recently achieved and remarkably low value of 5 Á 10 5 cm À2 . [7] These treatments include compositionally graded SiGe buffers, [8] low-temperature thin Ge layers, [9] buffers combined with thermal annealing [10] and virtual substrates [11] .
Ge heteroepitaxy on Si substrates is suitable for advanced NIR applications: high-performance devices, often comparable with III-V solutions, have been proposed and demonstrated. The highest cutoff frequency of 49 GHz was recently achieved by Berroth and coworkers in Ge-on-Si pin photodetectors fabricated by MBE with a thin Ge buffer and a Ge epilayer with TDD ¼ 10 8 cm À2 . [12] However, the dark current density (DCD) was 100 mA/cm 2 at 1 V and the external quantum efficiency limited to 4% at 1.55 m. Huang et al. reported pn photodiodes with thin SiGe buffer layers and thermal annealing, exhibiting a bandwidth of 8 GHz, a responsivity R ¼ 0:37 A/W and DCD ¼ 13 mA/cm 2 at a reverse bias of 1 V. [13] A further increase in responsivity up to R ¼ 0:73 A/W with a 12 GHz bandwidth was obtained by Dosunmu and collaborators by embedding pin photodiodes in resonant cavities. [14] Photodiodes based on Ge lateral pin were operated up to 15 GHz with R ¼ 0:037 A/W at 1.55 m [15] and up to 29 GHz with R ¼ 0:26 A/W at 850 nm. [16] The latter were also tested with complementary metal-oxide-semiconductor (CMOS) trans-impedance amplifiers (TIAs) and operated error free up to 19 Gb/s. Last year, a remarkable gain-bandwidth product of 340 GHz was reported in Ge-on-Si avalanche photodiodes, with DCD ¼ 18 mA/cm 2 . [17] To overcome the intrinsic responsivity-bandwidth limitation of normal incidence structures, a number of guided-wave detectors were investigated, including pin operating at 7.2 GHz with R w ¼ 1:08 A/W, [18] pin operating at 30 GHz with R w ¼ 1:16 A/W [19] and Ge detectors integrated on silicon on insulator (SOI) waveguides with R w ¼ 0:4 A/W at 1.55 m and a dark current of 0.1 A [20] .
The recent scientific literature shows that Ge heteroepitaxy on Si is mature enough for high speed and responsivity, the residual density of threading dislocations being responsible for sizable dark currents. Nevertheless, the integration of Ge-on-Si technology in standard fabrication processes is still an open challenge, with only two reported examples of monolithic integration of Ge photodetectors with Si electronics. One of them was obtained by chemical vapor deposition (CVD) of Ge in a CMOS foundry; it consists of Ge-on-SOI guided-wave detectors operating at 10 Gbit/s, with 1.55 m responsivity of 0.6 A/W and dark current of 10 A at 1 V. [21] The detector is integrated with a front-end TIA in CMOS 0.13 m technology. The second example is based on a low-temperature physical vapor deposition (PVD) of Ge on pre-existing Si electronics and will be described later in this work (Section 3).
Hereby we report on our recent work on Ge-on-Si NIR photodiodes where the technology for monolithic integration was simplified by minimizing its impact on foundry procedures and trading off on Ge quality. In Section 2 we will discuss Ge-on-Si optical and electrical characteristics as well as critical design issues for the minimization of process complexity and thermal budget. In Section 3 we will summarize the performance of Ge-on-Si photodiodes fabricated by us with different approaches and designed for a number of applications.
Optical and Electronic Properties of Ge on Si
Pure germanium is the best choice for the realization of Si-based NIR detectors because of its morphologic compatibility with the substrate and its substantial NIR absorption associated to a direct band gap. SiGe alloys have been previously proposed and employed as a route to reduce the defects density thanks to their smaller lattice mismatch with silicon. However, the indirect nature of SiGe band gap results in reduced absorption, making this approach ineffective for wavelengths above 1.3 m. [22] Fig. 1 displays room-temperature optical absorption of bulk Ge [23] and of tensile strained Ge on Si. While the bulk semiconductor allows operation up to the Ge direct band edge around 1.55 m, the strained epilayers benefit from strain-induced band shrinkage which, depending on its amount, shifts the cutoff toward longer wavelengths. [24] This effect is generally attributed to the tensile strain (owing to mismatch in thermal expansion of Ge and Si) generated during cooling from high temperatures (typical of Ge heteroepitaxy on Si). The absorption spectrum of strained Ge was accurately evaluated with a differential approach, preparing Ge-on-Si samples with the Ge epilayer selectively etched away from one half of the surface in order to measure and compare the powers incident on the sample, transmitted through Ge on Si, transmitted through Si, reflected from Ge on Si and reflected from Si, respectively [25] .
Optical absorption has a direct impact on the detector responsivity R at normal incidence:
where is the absorption coefficient (in m À1 ), is the wavelength (in m), c is the collection efficiency (i.e., the probability to collect all the photo-generated electron-hole pairs, dependent on detector type and material quality), r is the reflection coefficient from the top interface, W (in m) is the thickness of the absorbing region; the last term in parenthesis represents the absorption efficiency, i.e., the number of photocarrier pairs per incident photon.
The absorption efficiency is graphed in Fig. 2 versus active layer thickness and various wavelengths. Clearly, since efficient detectors require a large W (order of micrometer), relaxed epilayers must be employed in spite of the inherent TDD. These defects act as recombination centers; hence, they reduce the carrier lifetime and affect both collection efficiency and DCD. Fig. 3 shows the collection efficiency we measured on pn photodiodes fabricated on Ge epilayers with different TDD's, with p and n Ge layers 0.2 and 0.8 m thick, respectively. The results demonstrate that the collection efficiency can be increased with the aid of external electric fields; however, it suffers a dramatic decrease with increasing TDD. The DCD is expected to increase with the TDD as well, since recombination in both the space charge and the neutral regions of a pn junction are affected by the minority carrier lifetime. Fig. 4 plots DCD of pn Ge diodes with various TDD, measured at a reverse bias of 1 V and shown along with results from a similar study on SiGe alloys. [26] The two sets of data, although not directly comparable because of the differences between pure Ge and SiGe, do suggest a dark current increase by one order of magnitude per decade of TDD. The most important drawback of large dark currents is the amount of shot noise, ruled by:
with i s being the total shot noise rms current, q the electron charge, I ph the photocurrent, I d the dark current and B the bandwidth. The minimum detectable signal in semiconductor-junction detectors is basically determined by i s . Exceptions to the latter rule are fast photodiodes (%Gbit/s) where large dark currents can be tolerated due to a dominant current noise from high-speed TIAs (e.g., %1 A for a 10 Gbit/s TIA). For slow communications and other low-speed applications, such as measuring and imaging, the dark current needs be minimized. To this extent, a simple and viable approach consists in scaling the device area; however, from a material standpoint, a large DCD is often a symptom of poor reliability and linearity. Moreover, lower dark currents simplify both the design and the operation of front-end electronics [27] . From the discussion above on the role of TDD on responsivity and dark current, it is apparent that the defect density should be minimized to improve performance. Although TDD G 10 6 cm À2 have been reported, such high-quality Ge films were obtained with non-standard reactors such as ultra high vacuum CVD (UHV-CVD) [8] or molecular beam epitaxy (neither of them available in a CMOS silicon foundry), [7] complex growth schemes (thick graded buffers) and high thermal budgets (annealing). [10] In the next section we describe our work on NIR detectors fabricated with approaches all aimed at controlling the dislocation density while preserving compatibility and feasibility of integration with standard silicon processes.
Ge-on-Si NIR Sensing Devices
With the basic objective of optimizing the Ge epilayer quality using simple, Si-compatible and lowthermal-budget growth processes, we realized Ge-on-Si photodetectors using three different approaches: a) UHV-CVD with thin low-temperature Ge buffers, with and without thermal treatment; b) low-pressure CVD (LP-CVD) with a similar growth scheme; and c) PVD at low temperatures.
Ge-on-Si photodetectors by CVD
CVD-grown photodetectors are pin diodes and use a low-temperature Ge buffer to minimize TDD. Such devices were fabricated in different reactors and structures.
UHV-CVD samples were grown on silicon at a base pressure of 3 Á 10 À9 Torr. The thin (30 nm) Ge buffer was deposited on Si at 350 C. The buffer was meant to promote the insertion of dislocations as a mechanism for strain relaxation (i.e., as an alternative to island growth). [28] Then the reactor temperature was increased up to 600 C and intrinsic Ge was deposited on Si. In order to further reduce the residual dislocation density, a cyclic thermal annealing (between 780 and 900 C) was performed on samples of the series denoted by HVA. Samples denoted by HVNA were prepared without annealing to further reduce the thermal budget. The bottom p þ contact was the high-conductivity Si substrate ð ¼ 0:008 cmÞ, while the top n þ contact was obtained by phosphorous implantation at 30 keV with a dose of 4 Á 10 15 cm À2 , followed by dopant activation at 600 C [29] . Samples denoted by LPA were fabricated by LP-CVD and the same growth sequence for the Ge buffer. However, in LPA devices a 1 m Ge layer followed the low-temperature Ge buffer with a two-fold function: further reducing TDD and realizing the p þ bottom contact. Therefore, in this case the entire pin structure consisted of Ge, whereas in the former a Ge/Si interface was involved in carrier transport. Both top n þ and bottom p þ contacts were in Ge and prepared by adding phosphine and diborane to GeH 4 , respectively. The growth temperatures were the same as for UHV-CVD photodiodes [30] .
The devices were characterized in terms of DCD, responsivity and speed of response. 2 and in agreement with the measured TDD. The three series did not exhibit any appreciable differences in responsivity. Although TDD was expected to affect the responsivity through collection efficiency, the large electric field across the intrinsic region was able to compensate for the recombination. Typical responsivities versus reverse bias are plotted in Fig. 6 for HVA samples. pin photodetectors with a 4 m intrinsic region exhibited the highest responsivities R ¼ 0:89 and R ¼ 0:75 A/W at 1.3 and 1.55 m, respectively. In this case the intrinsic layer was not fully depleted, thereby some external bias was needed to achieve complete carrier collection. In thinner devices ðW ¼ 1 mÞ designed for high-speed operation we measured R ¼ 0:2 A/W at 1.55 m, with peak responsivity even in short circuit. [29] Finally, we evaluated the device speed by acquiring the photoresponse to 10 Gbit/s pseudo-random bit sequences generated at ¼ 1:55 m The pin were reverse biased through a tee and directly coupled to the oscilloscope without a TIA. Fig. 7 shows typical eye diagrams for samples HVA and LPA, both of them with an intrinsic layer thickness W ¼ 1 m and an area A ¼ 1:6 Á 10 À5 cm 2 . HVA devices exhibited wide open eye diagrams (comparable with the eye diagram of the source), while LPA were relatively slower due to the higher series resistance of the bottom contact. Both detector types performed extremely well at 2.5 Gbit/s (not shown) [9] , [29] .
The comparative analysis demonstrated the effectiveness of the low-temperature Ge buffer in yielding low-TDD Ge epilayers on Si. The growth carried at temperatures not exceeding 600 C produced quite satisfactory detectors in terms of responsivity and speed. The associated defects affected the transport properties and gave rise to a large DCD, but the reduction in both collection efficiency and mobility was compensated by the large built-in electric field of pin structures. From a practical point of view, if large currents can be tolerated in ultra high-speed applications where larger noise sources (with respect to dark shot noise) are present anyway, most applications require much lower dark currents and the residual TDD has to be minimized. The latter is the benefit of introducing cyclic thermal annealing at the cost of a thermal budget with temperatures as high as 900 C.
Ge-on-Si photodetectors by PVD
The approaches above and most of those described in literature, while able to guarantee a good Ge quality, render critical or impossible the integration with standard Si processes, especially due to the high temperatures involved. Even more critical can be the preparation of silicon surfaces, which may require temperatures above 900 C To the latter extent, we demonstrated that vacuum evaporated Ge can be employed to fabricate NIR detectors at low (300 C) temperatures. [32] Evaporation at %300 C, with a proven tolerance up to 650 C, provides large flexibility for its implementation in standard (e.g., CMOS) Si foundries. Using PVD we succeeded in preparing Geon-Si heterojunctions on CMOS integrated circuits at the very end of the Si-CMOS process. [33] The photodiodes were fabricated by PVD of germanium on silicon held at 300 C, using grains of pure Ge (purity 99.999%) in a tungsten boat. The substrates were cleaned by diluted hydrofluoric acid and rinsed in deionized water. We report hereby on this approach to fabricate arrays of NIR image sensors integrated with CMOS electronics as well as waveguide photodetectors for integrated optics chips.
Thanks to the low-temperature PVD, Ge can be deposited subsequently to the complete fabrication of Si integrated chips, without any detrimental effects on their functionality and performance. We designed and demonstrated the operation of 8-pixel linear NIR arrays integrated with analog switches and TIA [33] , linear arrays of 64 detectors with a digital output [34] and, more recently, 2-D arrays of 64 Â 8 pixels. [35] The latter chips were prepared with 0.7 m CMOS technology and included, in each row, an analog to digital converter and a digital section for control, addressing and readout. Fig. 8 shows a photograph of the whole chip, a zoomed-in portion with a few pixels and the electronics, an individual pixel and its schematic cross section. The detectors were realized by Ge PVD on the Si n-well, after opening a suitable via. Anode and cathode were obtained by the n-well contact and a p þ diffusion (the parallel Si diode being unimportant due to its lack of sensitivity to NIR). Fig. 9 graphs the measured responsivity at 1.3 m and the DCD versus reverse bias. While the dark current compared well with the best Ge photodetectors, the device efficiency was not equally good owing to the large defect density in the Ge layer, the latter behaving as a highly p-doped semiconductor and thereby reducing the active (depleted) region to a few nanometers, regardless of the film thickness. With these micro NIR video-cameras we acquired simple images produced by 1.55 m light, as shown in the inset of Fig. 9 .
The fundamental limitation in R associated to the large residual doping of the Ge film, with a consequent reduction of both depletion region and carrier diffusion length, can be overcome using guided-wave geometry where the absorption efficiency depends on the propagation length rather than on the detector active thickness. We fabricated Ge-on-Si photodetectors on SOI substrates, the optical guided mode being confined vertically by the SiO 2 and horizontally by the finite-width Ge mesa; it overlapped both Si and Ge layers. The photodiode was the heterojunction between the evaporated p-Ge and the n-Si overlayer of SOI, as shown in Fig. 10 . [36] We realized discrete waveguide detectors (DWG) with light in-coupled through a cleaved edge and integrated devices (IWG) in SOI optics chips where NIR light was in-coupled through tapered and uniform waveguides. Fig. 11 plots typical dark current densities versus reverse bias in such sensors: at 1 V reverse voltage DWG exhibited slightly lower average DCD (25 mA/cm 2 ) with respect to IWG (12 mA/cm 2 ). Substantial differences were observed in terms of responsivity, as apparent in Fig. 12 : at 10 V reverse bias and 1.55 m, DWG and IWG showed maximum responsivities R ¼ 0:29 and R ¼ 0:04 A/W, respectively, consistently with the inferior quality of the Ge layers in IWG realized by extra steps on a complex integrated optics chip (rather than a plain SOI as in DWG). Moreover, the doping of the Si overlayer in IWG was designed to minimize the optical losses in the passive waveguides rather than maximize photodetection. It is worth emphasizing that the DWG responsivity was 9 0.27 A/W at 5 V reverse bias and about 0.20 A/W in short circuit.
In any event, the low-cost, simple and Si-compatible process of these waveguide detectors make them quite promising for the realization of Si-based optoelectronics integrated circuits.
Conclusion
In conclusion, we have reported on our recent work on Ge-on-Si photodetectors for the NIR. We investigated Ge-on-Si optical and electrical characteristics and discussed their relationship with device figures of merit. We have underlined the critical design issues related to minimizing the technological impact of temperature and thermal budget. Finally, we have reviewed and discussed the performance of a number of Ge-on-Si photodiodes fabricated and tested by us in high-speed optical receivers, NIR cameras and SOI optoelectronics chips.
